Orbiter global positioning system design and Ku-band problems investigation, exhibit B, revision 1 by Chie, C. M. & Braun, W. R.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19810017632 2020-03-21T12:02:51+00:00Z
1
11
1
111
1111
t11i
11
1
II
4400 6e-- 1PAPP
(YASA -CE-161009) OFiEITIF GLCBAL P05I1IG3I3G
	 381-26169
SISTI!! DESIGM
 A3D Kn-EARD FBCBLE®S
I3YESIIGAIIa3, EIHI.BII E, BEVISICI 1
Znteria Report (LinCca Coxp., Pasadena, 	 Onclas
Calif.) 93 p HC A05/dF A01
	 CSCL 22A G3/17 26747
N^,
'in^ejm 'ea z fia ta lion
P.O. Box 2793 D. Pasadena. Calif. 91105
zincom
1RBITER GLOBAL POSITIONING SYSTEM DESIGN
AND KU-BAND PROBLEM IlVESTIGATIONS
EXHIBIT B - REVISION 1
PREPARED FOR
NASA LYNDON B. JOHNSON SPACE CENTER
HOU.)TON, TX 77058
TE_C`1NICAL MONIITOR: DON PUSCH, CODE EE41
CONTRACT NO. NAS9-16097
PREPARED BY
C. M. CHI E
W. R. OR AUNJ
LI NCO'•1 COPPOPATI)N
P.O. E3J; 29173D
PASADENA. CA	 911J5
MAY 1961
TR-05:11-0930
Zinam
ZnCom
TABLE OF CONTENTS
PAGE
SUMMARY	 1
1.0 EFFORT RELATED TO GPS	 1
1.1 Conference Support 	 1
1.2 GPS General Support
	
2
1.3 Analytical GPS Modelling	 3
1.4 Recommendations for Additional Areas of
Investigative Effort
	
3
2.0 EFFORT RELATED TO KU-BAND SYSTEM	 4
2.1 Ku-Band Analytical Simulation	 4
2.2 Ku-Band Analytical Investigations 	 4
2.3 Ku-Band Test Data Evaluation	 4
3.0 RG142B CABLE RESPONSE TO 50 MBPS DATA STREAM IN THE
PRESENCE OF COAXIAL CONNECTORS 	 7
4.0 ANALYSIS OF MID-BIT CIRCUITRY	 22
aLt'n n
Ct
t
r
t
t
t
`^ t
E
e
^I
ff
_a
_t
a
ZnCom
SUMMARY
This report serves to document the LinCom effort under Exhibit B of
Contract NAS9-1b097 in supporting the JSC study of the use of the GPS
navigation systeca on the Space Shuttle and in Ku-band problem
investigations. LinCom has been tasked to evaluate System
implementation, performance, and integration aspects of the Shuttle GPS
systen and to provide independent technical assessment of reports
submitted tv JSC re^jarding integration studies, system studies and
navigation analyses. The results of this effort is contained primarily
in a set of five i;emos [11 -[51 and a report [b]. In addition, an
ongoing effort is to review and evaluate the GoD Joint Program Office
GPS Phase II User System S pecification [7] and the Space Shuttle Orbiter/GPS
Procurement Specification [8]. Documents [1] to [6] are attached for reference.
1.0 EFFORT RElATEO TO GPS
In %;14p?or' of the flu-!sand progra1!i, LinCom was tasted to evaluatV
the effect of cnaxial cables and connections on the data waveform, to
perfor,i an analytical investigation of hit synchronizer and phase-offset
correction Lircuitry, and to investigate discrepancies between predicted
and Measured performance parameters as test data becor ►es available.
1.1 Conference Support
L i nC.oi­
 pirt i ci,lated as a representative of JSC in the `,IPS
l';'lst^'llaf 1 t1Conference at S"IMS0 Uri JUne 5,	 The purpose of *he
,)PS i o' lsti^l l at i t)n i onferenct, was to address the ! udget -drl ven nrotiral.,
ha ,ioe TO reduce the n; -;her ?f satellites fro ► ?» '..o 18 in the ;t'S
S10tw 3 r it., Its on	 the	 Space Shc}t t le progras" in t er cs	 of	 Shuttl e
mission schedlules	 and Shuttle	 naviyat ion via U'PS were ducu,.=.tinted
	
in r1l.
We did not attend the '!agnavox Phase i1 PL,P, due to attendance spice
-	
_ P.
L.
t
c
t
exPLiI Com
limitations. However, we have reviewed the PDP notes (taken by Dr. Jim
Pawlowski and Howard de Vezin) and provided preliminary comments [3].
Since the two-channel set is functionally similar to the Shuttle GPS
R/PA baseline, some effort was spent on interpreting and understanding
the TTFF procedure for the two-channel set and the results were
documented.
1.2 GPS General Support
Support was provided to JSC on analytical and/or technical
question, regarding GPS development implementation and performance.
These efforts are highlighted as follows.
The timing structure of the received GPS signal was summarized to
highlight its impazt on the normal acquisition procedure and Lime-to-
first-fix (iTFF). In particular, the handover procedure from C/A-code
to P-code was addressed. The results were docur ►ented in [2].
The probleris and options associated with testing the GPS receiver
were investigated in [5]. In particular, the emphasis was on testing
the PJI
 receiver when only one simulated emitter signal (out of a total
Of a complete set of four) is available. The ideal test configuration
and the basic systeri and subsystem tests required to determine receiver
performance were described. The implications of testing with a nonideal
configuration, for example, with 1 satellite sip^r,lator, were then
considered. Special attention was devoted to the 2-channel sequential
set (present JSC baseline). Supplementary tests that can be perfor-ied
inde; , endunt of the simulator signals were also highlighted.
sil-Ile sea.iential one channel set was recorr..lended for jSC
'^riaa?uoard developer ent. The rationale was documented in [3].
In [4], a hardware and software nethod for obtaining bit and
zi#1all'i
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subfratne synchronization were proposed. The hardware method was
recorriended for the GPS breadboard development program.
1.3 Analytical GPS Modelling
In order to support the hardware development and implementation of
the bit and frarie synchronizer [4], we have analytically modeled these
synchronizers. The results froth this analysis a re provided in [6] and
should be useful in setting system parameters pertinent to their
acquisition behavior and detection performance.
1.4 Recorixtidations for Additional Areas of Investigative Effort
LinCo rt should continue to identify and study key system parameters
relating to the performance of thr Shuttle/GSP R/PA such as: (a) Time-
to-first-fix (TTFF), (b) acquisition strategies and (c) various tracking
loop pairai,tetvr for P IN' tracking, carrier tracking, bit synchronization
and frai.te synchronizatiOtt. One major purpose of the analytical study is
to parallel and support the review and critique of the R,/PA procurement
specifications as they evolve. LinCom should also continue to follow
the 'U'PS JP0 Phase II efforts in order to keen track of current develop-
aients and identify techniques, hardware problems and areas of concern
which are of interest to the Shuttle GPS program.
Two additional areas were uncovered during this phase of our
efforts g rid they deserve further investigation. One area is the study
of the i:;TA systelt t )erforraance tee ting regiii rer:ent s anti procedures.	 In
► ` iC ll^i`', in ; i -derstandint of the required Lest eq , ii ll entS. e.g. Ur
5 i t r' ;?1 S1t'i11 at n—r and R! i1 test access points are ne eded.	 Another area
CA F ". -ernee k4ith the hardware design su; port for the LSTL ;:PG receiver
jewel , ;>Itnt ;'r«;ra" uniertaken internally at JSC.
Zinan, I
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2.0 EFFORT RELATED TO KU-BANG SYSTEM
2.1 Ku-Eland Analytical Simulation
U nCoc+ has developed an analytical simulation of the RG-142 coax
cable which supports data transmission on the 2-to-50 Mbps channel. The
analytical simulation accounts for cable attenuation, input asymmetry,
data/clock offset, input amplitude variations, rise and fall times, and
transition density. The simulation was developed in such a manner that
the cable pulse output features can be assessed and used in the
developi.tent of a specification to be supplied to the l:u-band vendor. A
time error budget was established in support of the new design of the
.mid-bit data reclocking circuitry. The results of this simulation are
documented in Section 3 of this report. In addition, LinCom supported
nutlerous Ku-band technical reviews at Hughes Aircraft and Rockwell
International, as required by UI SC.
2.2 Ku-Band Analvtical Investigations
LinC"or; has rerforned an analytical investi ge+ion of the bit
synchronizer and phase-offset correction circuitry presently recommended
by the 1"u-hand vendor. Particular attention was jiven to the false-lock
pru:)lert to which the current. design is susceptible. The cable output
distortions and their itmpact on the performance of the Ku-hand mid-
tit!phase correction circuitry were evaluated. The results of this
s, udy are docui ent ed in Section 4 of this report.
—I KU-4and Tt_st. Da a Evaluation
has serfurrted investigations of . ,sc re , nc'es between
heoretical per'or lance predictions and tmeas!:-e-. vjlues. To this end,
.inJoli .•n l yzo-1 t t te available test results, rerfur-ted analytical
,)erfor;tanc.e predictions and reported on the :najor discre dncies and
fI
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3.0 RG14211 CABLE
	
MSPS
Introduction
An analytical colter simulation del for the transfer function
of a coax cable was developed in a previous LinCom memo ( ' ) . The
objective of this report is to extend the previous model to a case
where coaxial connectors are present. The analytical model of a
connector for bit rates under consideration is developed using
the manufacturer supplied voltage standing wave ratio associated with
the connector. The connector and the cable models are employed in a
software package to study and predict the signal distortions caused
by the line. It is shown that presence of a few connectors ( 40) will
contribute very little to the amplitude loss or other distortions
introduced by the line.
1.
	
	 Analytical Model for RG142B Coaxial Transmission Line in Presence
of oa x
 4 onnec or
For data bit rate of 2-50 Mbps, a coaxial cable can be modeled as
a linear system with transfer function C(w):
Qw) - e-Y:	 (1)
where Y is a constant depending on the cable and c is the cable length.
it is shown that if (1) is utilized for GR142C cable, the amplitude
loss at 50 MHz equals 2.7 dB (l) . To consider the connector role, one
wl•
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E
t
t
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can take advantage of the specifications chart provided by the connector
manufacturer. At the bit rate under cowideration, the mast. :.seful
information provided for a connector is the voltage standing wave
ratio (VSWR) because using this ratio the reflection coefficient can
he computed. From the tests performed by different manufacturers, it
is apparent that the VSWR of coaxial connectors is linear in frequency,
and, for the sake of simplicity, one sample is selected to be used in
this report. According tc SOCAPEX (2)
 catalog a SMA connector for
RG142BJU cable demonstrates the following VSWR:
VSWR - 1.1 + .02F	 (2)
where F is the frequency in GHz. The relationship between VSWR and
the reflection coefficient p is given by
gy p)	 VSWR-1
	 (3)
To derive the transfer function equation associates+ with a
connector wi* reflection coefficient p , we observe that the reflected
wave contains a reflected power term P  given by (3)
Pn -101 2 P+ 	(4)
where P* is the input power. Transmitted power P (power passitig
through the connector) can be computed as
P - P♦ 
- 
P- - (1- 1012)x+	 (S)
Since the power is proportional to the square of the voltage (4) , thus
the following equation can be deduced from (5)
1	 -	 ex.t ttl^!)t
-R-
tconnectors on the line, 9 connectors on the line, and 99 connectors on
o mallst
I
s
^^7# /^ t+ijtli
V2 . 0-1oI2)V2
where V is the transmitted waveform voltage and V#
 is the input volts"
The ratio V/V#
 Mines the connector transfer function H(N),
N(W) RV
Equation (6) is the mode l
 for a coaxial connector. The above model
does not take into account the R.F. leakage or any other losses since
the frequency of interest is rather low (considerably less than 1 Glix).
Because of tht lin-carity of the overall system, a cable of length t
plus n connectors demonstrate the following total transfer function
HT(w) - C(w)Hn (w) = e^YS (1-1o^ 2 )n/2
	(7)
where IoI is given by
!off1 + .02F(GHz)	 (8)
.	 )
Eydation ( 7) is used in a simulation program to predict the system
response to different input patterns. Figure 1 displays the magnitude
Of HT (w) for two different conditions; plot a is obtained assuming no
connectors on the line, while plot b assumes 9 connectors are present.
At 50 !-Diz, the amplitude loss increase because of 9 connectors is
approximately .1 A.
2.	 Total Syster Response
Figure 2 shows the system response to a trapezoidal shape pulse
of width 20 ns and 3 ns rise time. The three plots correspond to no
.9.
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line.	 The first two plots are very close to each other which is 3n
indication that the distortion introduced by 9 connectors is negligible.
Figure 3 displays the output to a square waveform with 3 ns trapezoidal
rise time.	 Here, only the two cases of 0 and 9 connectors are ;dotted
and the two plots are almost indistinguishable.
	
Figure 4 illustrates
the system response to a random pattern.
	 Again the plot for 9 connectors
is indistinguishable from the one with 0 connectors.
	
The plot for 99
connectors indicates a significant increase in signal distortion. 	 Figur=e
s
g 5 illustrates the output rise time versus the input
	
rise time.	 Plot a
i is obtained using the 30-70% definition while plot b corresponds to the
20-80	 definition.
	
Using plot b, 5 ns output rise time is measured when
the input rise time is 3.5 ns, while if there were no connectors, the
input rise time could be as high as 3.8 ns (l) .	 This means that the
appearance of 9 connectors on the line restricts the input rise time by
an extra amount of .3 ns which, of course, is small.
	
However, in case
of 10-90%
 definition the change in the input rise time is greater than
i ns.
	 This last observation is one of the many reasons why 10-90t spec
tl is not suitable for rise time definition.
3.	 Amplitude Loss
Figure 6 displays the amplitude loss versus the signal asymmetr-..
Nine connectors are assumed to be present. If Figure 6 is compared with a
similar figure in Reference (1), about 10 increase in the amplitude loss
becomes apparent. Plot a of Figure 7 displays the line response to a
20 ns pulse while 9 connectors are present. Plot b shows the output
if 25^ asymmetry is imposed on the pulse. The input rise time is 3 ns.
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4. Threshold Variation
Figure 8 displays the timing offset generated by the threshold
variations. After comparing this figure to a similar one in Reference
(1), the following observation is made. The timing offset is not
increased by the presence of 9 connectors when threshold variation is
less than 10%. For a variation between 10 and 25%, the offset is
increased by a small amount; this increase, however, is not large
enough to be of any practical importance (less than .03 ns).
5. Conclusion
This report is a continuation of the work done in Reference (1).
The model utilized to representl00 ft of RG142B cable introduces 2.7 dB
amplitude loss at 50 MHz. It is shown that the addition of 9 connectors
to the cable at 50 Mbps data rate increases the output degradation by a
negligible amount. The threshold variations cause an unwanted time offset
at the data reconstruction mechanism output. The following table shows
the timing error for two extreme cases. The first case corresponds to
a source putting out pulses with .5 volts as the lower level and 6.5 volts
as the higher level. The second case coincides with a source putting
out -.5 volts and 4.5 volts as two pulse levels. The normal situation is
considered to be 0 and 5 volts for the two pulse levels with the threshold
set at 2.5 volts. The table also contains the amplitude losses related
to the sources under consideration.
Note that the threshold variation is computed in pErcent so that
Figure 8 can always be used. For example, to compute the threshold variation
for source 1, number 2.5 is subtracted from 3 (source average) and is
divided by the high (6.5) and low (.5) voltage difference (6), and the
result is multiplied by 100. Amplitude loss is also represented in
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percent in Figure 6. To convert the amplitude loss to volts the number
i	 obtained from Figure 6 is divided by 100 and multiplied by the high and
1	 low voltage difference.
1
i	
Table 1. Source Amplitude Variation (3 ns Input Rise Time).1
SOURCE
LEVELS
IN VOLTS
THRESHOLD
VARIATION
TIMING
OFFSET
OUTPUT AMPLITUDE LOSS
(20S ASYMMETRY
1 .5-6.5 17% +.9 ns .75 volts
2 (-.5)-4.5 10% -.5 ns .625 volts
i
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4.0 ANALYSIS OF MID-BIT CIRCUITRY
Introduction
The uncoded 2 to 5O Mbps data must be corrected for asymmetry
before being processed by the convolutional encoder in the Ku-band
return link communication subsys.'em of Space Shuttle Orbiter [1].
This report describes the function of the asymmetry corrector hardware
designed by hushes and also verifies its timing budget. The corrector
circuitry is under construction at the present time and is approaching
its final phase.
1.	 Timing Allocation
A total of 5,9 ns is allocated to three major causes of asymmetry:
a) !,)urce asymmetry T  defined as the difference between a l pulse
and a 0 pulse width.
b) Data rise and fall time contribution due to amplitude loss Tb
defined as (20-80% definition for rise time):
(Amplitude Loss)x(Rise Time
T 
	
100x.6
c) Sampling margin reduction due to error in amplitude threshold
estimation Tc . Figure 1, copied from Reference [2), can be used
to compute this time; for 13% amplitude loss T  equals 1 ns.
The three timing factors are computed for the worst case of 50 Mbps
data 20 ns pulse width. The rise and fall time definition is 20-80t and
the rise (and fall) time spec is 6 ns. Amplitude loss (because of the
cable) is 13%.
Using the above definitions, time T  is computed first.
Tb 
6—T 
-3— a 1, 3 ns
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Figure 1 can be used to determine T 
Tc - 1 ns
To determine the maximum allowable source asymmetry A. 
To 
must be
computed first:
T  - 5.9 - Tb - T  - 3.6 ns
Since the pulse width is 20 ns.
A a 3.6 x 100 - 18%
For safety reasons A is selected to b+! 16%.
Table 1 summarizes all the contributing factors to loss in sampling
margin. According to this table the worst case (maxim) loss is 9 ns
or 45% ( gx0). The mid-bit corrector hardware functions properly only
if loss is below SO%.
To correct for asymmetry a pair of complementary and symmetric clocks.
I and Q, are generated, and the data is sampled by the I clock at mid-bit
points while the Q clock is made to coincide with the rising edges of the
data. Figure 2 illustrates the sampling method on a 10110" data sequence
with 40% asymmetry (toss in sampling margin). The method will work only
if this asymmetry is below 50%. The concept illustrated in Figure 2 is
utilized in asymmetry corrector circuitry. The worst case sampling
margin is 5% or 1 ns.
2.	 Mi d-Bit Corrector
The purpose of the Mid-Bit Corrector circuitry of Figure 3 is to
generate two complementary clocks. called I and Q, and to position them
so that the leading edges of the Q clock coincide with tcsitive-going
data transitions, and the leading ed ges of the I clock can be used to
-24-
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The voltage level out of the D/A converter is controlled by the
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reliably sample incoming data. This process is accomplished by injecting
a slowly varying do voltage into the existing phase-lock-loop's voltage
control amplifier to adjust the phase of the VCO output relative to data
transitions.
The phase-correcting voltage is generated by a six-bit digital-to-
analog (D/A) converter. This allows the clock to be phased with respect
to the data with a precision of one part in 64 (six-bit resolution). This
precision is equivalent to 5.6 degrees 	 (360/64).
The principal components of the corrector circuitry are the phase-
lock-loop components (phase-frequency detector, amplifier, voltage-
controlled oscillator (VCO), and divide-by-two flip-flop); the six-bit
D/A converter; a modulo-64 up/down counter; and logic to detect clock/data
state of the modulo-64 up/down counter. The counter is clocked by a
1.0 KHz clock, but it is prevented from being incremented at more than
a 2.0 millisecond rate by external logic. This timing, shown in Figure 4,
allows the phase-lock-loop to settle from a D/A voltage change for one
millisecond before the next clock/data phase comparison is permitted.
The logic works as follows:
The counter will be incremented by alternate 1.0 KHz clocks if a
positive-going data transition has occurred during the previous one
millisecond-time period, which is indicated by the true state of the
counter enable flip-flop. During the one millisecond period after each
counter update, the counter enable flip-flop is held reset by an
exclusive- OR gate that detects that the counter's leads significant
bit (LSB) has just changed. As shown, the LSB output is delayed for one
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millisecond through the LSB delayed FF, the output of which is exclusively
ORed with the LSB output to produce the loop-setting time interval.
Figure 5 shows the state diagram of the counter enable flip-flop. States
D and E are unstable. Starting from state A, upon arrival of a data
transition, a switch to state D occurs. Since D is unstable, the flip-flop
automatically moves to state C. State C is terminated when a l KHz clock
transmission occurs. The next state B lasts 1 -m until another 1 KHz
clock transmission (positive) arrives. This will put the flip-flop back
into the original state A. bile at state B, it is conceivable that
because of occurrance of data transitions this state would temporarily
switch onto state E. However, since E is unstable it will immediately
change to state B. This phenomenon can also happen between states C
and D.
The flip-flop which divides the VCO output frequency by two produces
complementary I and Q clock outputs, as shown in Figure 6. Incoming data
is clocked into flip-flop FDI by the mid-bit I clock, then delayed a half-
bit time through FEQ, clocked by the Q clock. Whenever a data transition
occurs, the two flip-flops will become out of phase for half a bit time.
An AND gate detects positive-going transitions which are clocked into the
counter enable flip-flop by the Q clock provided the reset pulse generated
during the loop-setting inte-wai is not present. Thus, the first positive
transition after the reset pulse disappears will cause the counter enable
flip-flop to be set.
To determine if the phase of the VCO clock should be advanced or
retarded, data is clocked into flip-flop FDQ by the Q clock. If transi-
tions occur early (solid lines in Figure 6), FDQ will change a half bit
time before FDI. If transitions are late (dotted lines in Figure 6),
_3p-
	 Zn am
Figure 5. Counter Enable Flip-Flop State Diagram.
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FDQ will change a half bit time after FDI. This phasing of FDQ and
FDI is compared in the Up/down AND gate. A logic zero at Q clock time
calls for a clock phase advance; a logic one, a phase delay.
The state of the up/down gate rt Q clock time is monitored by
flip-flop Ff.: . . When a positive transition is detected by the counter
enable flip-flop, the latest up/down gate information will be stored in
FHQ and preserved against subsequent changes by the counter enable
flip-flop outrut state r.h!O changes at Q clock time. The true state of
the counter enable flip-flop allows the up/down counter to be incremented
by the next 1.0 Piz clock; the state of FHQ controls whether the count
is advanced or retarded.
After the loop achieves the correct clock/data phasing, the counter
will alternate between an up command and a down command on successive
updates. When a new set of clock and data channels is selected, a
maximum of 31 new counts could conceivably be required by the counter
before proper phasing is achieved. If data transitions occur as often
as two in any one-millisecond time period, the loop will acquire proper
phasing within 62 millisecond when 31 counts are required.
Data sampled by flip-flop FDI will be used by the Convolutional
Encoder logic. For mid-bit sampling of this data, the Q clock will be
supplied, along with the X2 clock.
To reuuce power and parts count, only that portion of the mid-bit
corrector circuitry that must operate at megahertz frequencies has been
implemented by ECL parts. The low-speed up/down counter, for example,
will be mechanized by low-power TTL circuits, with level shifters being
used between different logic levels.
cipPh. inCin. I
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3. Threshold Estimation and the Data Receiver
The purpose of the circuit at the upper left corner of Figure 7 is to
reconstruct sharp bit pulses from degraded input waveform. Figure 8
displays a PN sequence after traveling through 100 ft of coaxial cable.
To recover the original pulse shape, it is necessary to establish a
threshold to differentiate between the zeros and the ones of the
sequence. To generate the proper threshold, the circuit detects the
high and the low peaks of the waveform and forms the average of these
two quantities. The .1 F capacitor preceded by a diode responds
quickly to the proper peak and obtains the peak value. The buffer
saves the peak voltage for at least 1 ms. When a new source is
selected the high peak might drop as much as 2 volts (Table 2). The
circuit is relatively slow in responding to sudden high peak drops;
according to Mr. Pfiffner of Hughes it takes the circuit 350 ms to
respond to a drop of 2 volts. This observation is illustrated in
Figure 9.
Assuming an RC model, the time constant of this circuit can be
computed as follows. Again, observing that 350 ms is needed to drop from
6.5 to 4.5 volts and calling the time constant T
65 = e' 35/T
or T = 1. With such a high time constant, the voltage change in 1 ms
is negligible.
4. false lock
In the transient period of frequency acquisition, the phase-locked
loop tracking the input clock in the asymmetry corrector may false lock
if the do voltage	 injected into the voltage-controlled amplifier is
Zillaill
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n 	 Table 2. Source High and Low Peaks
I	 1
SOURCE I
i
IuTNU nrw.^
.5V
. 5Vi
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^l ms !1 350 ms	 ^-^---•^
Figure 9. High Peak Detection When Souce Amplitude Drons 2 Volts.
The Equivalent RC Circuit Time Constant = I.
_3_
^a/i tylt t
not equal to zero. To avoid false lock, the circuit at the lower left
corner of Figure 7 is used to reset the up/down counter to zero every time
the clock frequency changes. The circuit operates on this principle that
at the end of every 256 counts if t,y of the six most significant bits of
the modulo 256 counters is not a one the up/down counter is automatically
reset. This condition can only happen if the two frequencies of the
a	 input clock and a clock are at least 1.67%(100/64) apart. For example,
if Q clock frequency is 40 MHz and the input frequency is larger than
^	 40.1MHz this circuitry will reset the up/down counter. For frequency
changes smaller than 1.6x 0 the phase-locked loop automatically corrects
r^ the phase, hence there is no need to reset the up/down counter. The
time required for the circuit to detect a not-in-lock situation can be
computed. It is clear that 4096 pulses are required before the up/down
counter cart be reset. In the vicinity of 2 MHz, this time equals 2 ms;
while at 50 MHz it is much shorter and equals .08 ms.
S.
	 Acquis ition
The acquiisiton process is basically composed of two parts: frequency
and phase acquisitions. Figure l0a illustrates the block diagram of the
phased-locked loop. The phase-frequency detector can operate either in
I=
a frequency detection (when frequeneie'- are unequal) or in a phase
`	 detection (when frequencies are equal) mode. Figure 10b shows the approximate
frequency detector characteristic while Figure 10c illustrates the phase
detector	 de tector characteris tici onl v tic.
	
s	 y val d
if frequencies f l and f2/N of Figure 10a are not equal.
5.1 Freq uent Ac uisiti on Time
The differential equation describing the loop behavior in the
frequency acquisitions mode is
t
AMPLIFIER/
FREQUENCY
VCO
T (1 r ^
2	 1
OUT
2
cf, PHASE DIFFERENCE
cP, PHASE DIFFERENCE
(RADIANS)
8	
PHASE-
IN	 FREQUENCY
1 DETECTOR
T 1 	30x10-6
TZ 	3x10 -q
r
Figure 10a. Phase-Locked Loop.
Figure 10b. Frequency Detector Characteristic.
q#0
Figure 10c. Phase Detector Characteristic.
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2
-	 0	 tP > 0
(1)
	
K FKV
	
Q	 c4 < 0
2
where cPis the (nonzero) phase error 6 1 - e2/N, K  is a constant in
volts that depends on the frequency detector, K  is the VCG gain, T.
is a constant parameter of the loop filter, and N is equal to 2. Assum-
ing the initial phase is a 0 and initial frequency offset isAj 2,r, the
first (or second) equaion in (1) can be used to determine -f (t).
k(t) = 80 + nw - 
K 
2T
Ir
 
t - K _ t2	> 0	 (2)
2	 2
The frequency acquisition time T acq can be computed by setting the
derivative of cf(t) equal to zero.
cf(t) = Gw - KF-  
--	 K^ Tacq = 0	 (3)^2	 2
Thus	
aw - K 
F 
K 
V 
T 
I
Tacq	 KF 
V	
(4)
Since KF KVT I /1'2
 is small, equation (4) can be simplified to
AwTacq = KFKV	 (5)
Consulting Motorola MC12040 and MC1658 data sheets, typical values
of K  and K  can be found.
vkllt	 !lt
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KF = .35 volts
KV	45x2 x106 rad/s/v
K	
= 16.5x1010
2
Figure 11 illustrates-P(t) for maximum frequency offset of 50 MHz.
Tacq can be computed either using equation (5) or Figure 11. The
computed value for Tacq is approximately 1.9 ms. Thus, frequency
acquisition occurs in a relatively short time.
5.2 Phase Acquisition Time
The linear characteristic function of the phase detector is illustrated
in Figure 10c, and the linear loop equation is
CP+2 V +-r-v = 0
2	 2
where Kq is
T 
the phase detector gain in volts/rad. Defining w  =di^KV1212
and c = w  -J, equation ( 7) simplifies to
CQ + 2wn C 4 + wn	 = 0
	
(8)
Assuming 
K 
	 _ .111 v/rad and using the data given earlier in this section,
wn and ^ can be computed:
wn = 2.29x105
{	 = 3.44
Solving the second order differential equation(8):
(7)
cX.[l2^flt
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cf(t) - cle'•344tx105 + c2e-15.4tx105	 (9)
where c  and c2 depend on the initial conditions:
a(0) - 60
*0) = oa - Zonc8o
Figure 12 illustrates y(t) as a function of wnt. From this figure one can
conclude that phase is acquired in less than l ms. For example if aw = 0,
the phase I(t) beomces less than .5 degree in just .1 ms.
After the clock frequency and phase are acquired, the modulo 64
counter will function as a slow phase corrector to synchronize the Q
clock with the data. The counter assumes one out of 64 possible states,
and the rate of change is 2 ms. Since a maximum of 31 counts are required
to acquire a worst case initial phase error of 1800 , the loop will achieve
proper phasing within 62 ms (assuming at least two data transitions per
millisecond).
5.3 Total Acquisition Time
Table 3 summarizes all the timing factors involved in acquiring
a new set of data/clock input.
Max Time Requirement in MS
Threshold Estimation 350
No-In-Lock Detection 2
Frequency Acquisition 2
Phase Acquisition 1
Clock and Data Sync 62
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LINCOM MEMO
To: Don Pusch	 Date: June 9, 1980
From: C. M. Chie and W. C. Lindsey
Subject: GPS Constellation Conference at SAMSO, June 5, 1980
cc: J. MacLeod, B. Batson, J. Johnson, W. Teasdale
Abstract
The purpose of the GPS Constellation Conference is to address the
budget-driven program change to reduce the number of satellites from
24 to 18 in the GPS network. Its impact on the Space Shuttle program
in terms of Shuttle mission schedules and Shuttle navigation via GPS
are summarized.
Current GPS Status
The conversion of the GPS program from concept validation to full
scale engineering development was approved by DESARK II in 24 June 1979.
Two user set contracts were awarded to Magnavox and Rockwell Collins from
which one will be selected. Another contract was awarded to Rockwell
International last sumnie r for satellite replenishment. The control segment
contract will be awarded in September of this year. Currently there
are six space vehicles (SV) on orbit and 4 of them are functioning up to
specification while the two earlier ones have clock problems.
Last Christmas, a reduction frori 24 to 18 SV in the GPS network
was directed by OSD	 as a result of budget cuts. The decision from
24 to 18 is strictly a cost-saving .measure and OSD was aware that a
constellation of 18 SV is neither optimal nor desirable to support
civilian and military requirements.
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Shuttle Launch Schedules
All 18 SV will be launched by the Space Shuttle either durinn
shared and/or dedicated missions. This will occur during the time-frame
from late 1984/early 1985 to 1987. In 1987, GPS will be fully operational.
Each launch will carry 2 to 3 satellites depending on the constellation
selected and whether the Shuttle is shared.
Shuttle Navigation via GPS
The plan now is to keep 5 functional SV until 1984 when the first
Shuttle launch is scheduled. The new SV will be added in such a
fashion so as to optimize world-wide coverage percentage. The ultimate
goal is to select a satellite constellation that allows and maximizes
3-U continuous world-wide coverage when GPS is fully operational. A
degradation of performance in the form of isolated "outage" pockets
where the navigation accuracy is unacceptable is anticipated from the
reduction of the number of satellites (see next section for more detail).
For a number of users the exact location of these pockets is more
important than the total percentage of world-wide coverage. For example,
the Space Shuttle may need GPS navigation most during deployment and re-
entry near Florida, California and Texas. As a result, the Shuttle pr-gram
may want to have an input to the determination	 process of placinu
these pockets or to change the criterion of optimization in selecting
the satellite constellation.
Inmpact on Navigation Accuracy
The 185 SV constellation is expected to provide degraded ne-Fot_ -inc'e
relative to the original 24 SV network proposed. Durin g certain ti•e	 1
periods in isolated Qeographical regions, outages of GPS receivers are
experienced. By outa ge is meant that the 3-D 1 ran ge error excee s 7l
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meters assuming a 1-D la range error of 7 meters (P-code used) and
10 degree elevation mask angle. The nominal In value is 16 meters. In
the 3 orbit x b SV constellation studied by Aerospace Corporation, these
outages last for abou* one hour 3 times a day in four major isolated
areas on the oceans. Each area is a little over the site of CONtiS.
If an altimeter is available with to accuracy of 30 meters. the outage
areas can be drastically reduced due to an improvement in measurement
accuracy.
As an example, the following chart was shown:
Altitude Error Accuracy
3D 20
3001M
30M
335M
36M
148M
21M
The altitude error is the la error of an altimeter. With an error of
300M. the 3-dimensional position error is 335 Pieter and the 2-dimensional
position is 148 meter for the worst case outage region. The accurac y is
reduced significantly if a better altimeter is used.
Two other constellations are also studied: 18 orbit "rosette"
(Philco Ford) and 6 orbitXs SV (STI). Similar outa ge ratterns can be
observed although the areas affected are much smaller and scattered. It
appears that the 6 orbit x 3 SV constellation offers the best perfori!16.:e
found so far. As a simple compGrison the followin q chart was shown-
t /t n/fit
ZnConl
Since 4 satellites are required for a normal position fix, the 6x3
configuration appears to achieve the best worst-case performance with
a lO degree elevation mask.
At this point, the ongoing studies for optimal constellation
selection are driven by minimizing the percentage of outage areas
on a world-wide scale. It appears that by modifying the orbi^.5, these
outage areas can be moved around.
Unciassified charts presented will be available to LfiCoi.i shorEly
and any pertinent data will be forward to JSC as soon as possible.
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Percentage of Time Total Number of Satellites Visible
Constellation 5 Degree Elevation In Degree Elevation
(Numbe ,	of Angle Mask Angle Hask
Orbital
	 Planes)
Number of Satellites dumber of Satellites
4	 5 5	 7 4	 5 6	 7
3 100	 92 72	 40 98	 ? ?	 ?
18 100	 77.6 77.8
	 30.8 99.9	 86 44	 7.6
6 100	 99 78	 28.7 100	 90.4 41	 5.9
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MEMORANDUM
Date: November 4, 1980
From: C. M. Chie
cc: Bart Batson, Don Pusch,
Jack Johnson, Ann Sullivan
UnCom Corporation
To: Jim Pawlowski
Subject: GPS Timing Structure and Typical Acquisition Sequence
Summa_
the	 GPSThis memo summari zes the timinq structure of	 received
signal and is simplified to highlight its impact on the normal
acquisition procedure and time-to-first-fix (TTFF). 	 In particular.
the handover procedure from C/A-code to P-code is addressed.
1.0	 GPS Signal Structure for Time Peference
A simplified GPS signal timing diagram is shown in Figure 1. 	 All
the information about the particular broadcastin g satellite and the
almaroc
	
of the GPS constellation are packa ged in a 30 sec frame of
data.	 The data frame is repeated every 30 secs startinq from the
end/start of the week (midnight Saturday night - Sunda y murnin g ).	 The
data frame is divided into S subfranes of 6 seconds each.	 In the beginning
of each subfr;lne there are a telemetry word (TLM) and a handover word
(HOW) to help facilitate the transfer from C/A code to p -core.	 The T01
data slot contains a pre y-u,le and a telemetry messane 	 The C)reanlhle is
used to resolve the phase ambi guity involved with supnressed carrier
tracking of the navigation messa-e data which is NRZ ceded.	 The ► '0"
slot contains the truncated Z	 count	 which is the tit-*	 {ti-e of weeL	 of
the leadinq edge of the next subframe.	 The sub`ra-e	 is used
indicate the kind of information contained in the data block.
cThe 50 bps data is modulo 2 added (XOR) to the P-code (I carrier
channel) and to the C/A code (Q carrier channel).	 The P-code is a
composite code consisting of x	 and xThe period of x l is 15,345,DOO1	 2
chips long and spans 1.5 second.	 The all	 "i II '
 s epoch is Linea unt
with the leading edge of the data subframe as well as the C/A code.
The C/A code is 1023 chips long and spans	 1 msec.
2.0
	
Normal Acquisition Sequence
k _ In the normal acquisition sequence, the receiver first tracks the
C/A code.	 Using the code epoch, it can determine the emitter's time
to within an ambiguity of 1 msec.	 The receiver then proceeds to
demodulate the dais.
	
Two pieces of information are sought at this
point:	 the Z-count and the epoch of the next subframe leading edge.
i
This information is used to set the local P-code generator so that it
' can be started at the same code phase as the incoming P-code at the
upcoming subframe leading ed,je.
	
This is possible since the x 	 epoch of
Pleading	 thethe
	
-code. the C/A code, and the
	
edge of
	
subframe all
occur at the sate instant. 	 Note that if the receiver's clock is accurate
to 1.5 secs, the Z-count can be generated internally by the recever.
A detailed acquisition sequence is t yp ically as follows;
I.	 C/A Code Loop Acquisitior and Track
a)	 Start C/A code search.
b)	 C/A code loop pull	 in and track.
II.	 Data Demodulation
_
c)	 AFL'	 Dull	 in.
d)	 Costas	 loop	 pull	 in.
t
{ e	 Bit	 svn(	 pull	 in and track.
f)	 At*tbiquity	 resolution and	 s bfrai,p r vnc	 'taxirtU;	 l
subframe = 6 sec after previous ctPp.
III. P-Code Handover
g) Obtain Z count and align local P-code phase. Continue
to demodulate data (need subframe 1, 2, and 3 to obtain clock
error model, satellite ephemeris; need subframe 4 and 5
for message and alamanac).
h) P-code acquisition and track.
i) Pseudo range and delta range measurement and initiates
navigation software.
3.0 Notes
The range delay between a GPS emitter to a ground user and a
second GPS emitter to the same user can be as high as 0.02 sec. The
arrival epochs of the signals from three different emitters is depicted
in Figure 2. Hence the HOW from one emitter cannot be used to pinpoint
the 1.5 sec P-code epoch of another emitter which is lined up with the
leading edge of the subframe of that particular emitter.
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nt Emitters.
SUSFRAME
	 EMITTER 1
=12
SUBFRAME
	 EMITTER 2
"13
SUBFRAME
	 EMITTER 3
= DIFFERENTIAL RANGE DELAY BETWEEN
i3	 EMITTER i AND EMITTER 3 TO THE
USER
g PROPOSED SPEC CHANGE
3.2.1.2.3.1	 Normal Acquisition/State 1.	 In this state the R/PA
shall acquire and track the NAVSTAR C/A signal aided by range and
= doppler estimates computed in the R/PA. 	 When the handover word (HOW)
1s recovered from the 50 bps data stream the R/PA shalt acquire and
track the P signal.	 The R/PA shall track the carrier and demodulate
data from the carrier. 	 Pseudo and delta range measurements shall be
made to full precision.
3.2.1.2.3.2	 Direct Acquisition/State 2.	 In this state, the R/PA
shall acquire the P signal without first acquiring its associated CIA
signal.	 P code phase and frequency estimates for the acquisition shall
be derived from almanac or current ephemeris data, present position
and velocity estimates, and a precise input of Coordinated Universal
Time (UTC).	 Direct P code acquisition shall 	 be used to reacquire
transmitters due to constellation revision and to improve anti-jamming
margin when necessary.
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INTEROFFICE MEMORANDUM
GPS-81-CMC-1
We: January 19, 1981
UnCom Corporation
	 From: C M.
To:	 Dr. Jim Pawlowski
Subipct:	 Magnavox PDR Review and NTC Highlights
cc:	 John MacLeod, Jack Johnson, William Teasdale, 	 Ann Sullivan
SUMMARY
This memo serves to document a preliminary review of the Magnavox
GPS Phase 11 PDR.	 Since the two-channel	 set is functionally similar to
the Shuttle GPS R/PA baseline, some effort was spent on interpreting and
understanding the TTFF procedure for the two-channel set and the results
are documented.	 In a forthcoming memo, we plan to compare the
T Phase 11	 Shuttle GPSdifference in	 TFF definitions used by	 set and the
R/PA Spec.
During NTIC, a paper was presented by Hewlett Packard (HP) for a low
cost receiver.	 Judging from its schedule (approximately one year) and
simple mechanization,	 it appears to be a viable candidate for the JSC
GPS breadboard development program. 	 Even though the receiver is rather
unsophisticated, it does provides an opportunity to familiarize oneself
with the operational	 aspects of using the GPS navigation signals.
Preliminary Review of the Magnavox GPS Phase II PDR
Based on the PDR	 notes
	
;taken by Dr.	 Jii,-i Pawlowski	 and Howard de
Vezin),	 here are some coririents of an overview nature:
•	 It	 appears that	 the design	 is geared towards o peration in a
high jarring environment.
The concept of modularity/corrionality is being stressed 	 in
order to tailor the set configuration to various host vehicle
X
X_
^!t
requirements by simply assembling the receiver from common modules.
This concept also permits major LSI development for common  hardware
components such as User Time Clock 	 (UTC) and coders, etc.
• The significant inprove ►nents on the Phase II sets are on the
operational aspects rather than functional 	 aspects.
	
For example, the
following functions are highlighted:
•	 Automatic Fault	 Isolation (AFI)
•	 Alert and Status Display
F• Self Test Capabilities
L
• In terms of receiver hardware realization, the five channel
set is basically an X set; the cane- and two-channel 	 sets are based on
the Z-set/Manpack concept.
• More attention is devoted to the interface requriements
between the receiver and the host vehicle system for navigation aiding.
• It appears that the five-channel set can be adapted easily to
neet the Shuttle GK'S R/PA specifications
	 in terms of dynamics and TTFF.
Dual	 Channel	 Acquisition Sequence
The normal	 acquisition sequence for a dual	 channel	 set in motion is
depicted in Figure 1. 	 The first
	
half of the acquisiton sequence is
devoted to acquiring the CIA code.	 The second half operates on the P-
code.	 After	 initialization,	 the	 first	 satellite sign l	 is	 acquired
using coordinated code search with the two available channels.	 Since
the	 tir.le uncertainty
	 is	 specified	 to be 105 (lc),	 the sequential	 code
search	 is	 perforned	 unifor•ily over the 1023 C/A code chips.	 Once the
cede
	
signal	 is	 acquired	 in	 one cha n nel	 ;say channel	 1 as	 in the fiche),
- the
	
receiver continues
	
to perfor,:
a	 Code Loop Full-In
zw^-
rte
e AFC to Center the Costas Loop
e Costas Loop Pull-In
e Bit Synchronization to Line Up the Bit Edge
e Resolving the Ambiguity Inherent in the Bit Sync from
the TLM Word
t The receiver then proceeds to demodulate the NOW and sets the user time
E	 ,
NOW.	 the GPS	 be determined from the NOWusing the
	
(Notice that	 time can
to within the range uncertainty between the user and the satellite which
is in the order of 35 Km (1o) or 120 C/A chips.
	
Once the user time is
set, the receiver can then change to a Gaussian 3a search to acquire the
remaining satellites.
	
The Gaussian search is much more efficient time-
wise and amount to substantial 	 TTFF savings.)	 Channel	 1 then continues
to t ake pseudo range and delta range measurements. 	 It then filters
these measurements and prepositions the VCO for the code signal from the
third satellite.
Once the first channel	 verified the presence of the code signal,
the receiver on the other channel 	 (Channel	 2)	 starts the uniform search
for the second satellite. 	 If the first channel	 can read the NOW and set
the user time before the acquisition of the second satellite 	 in Channel
Y
2,	 the second channel	 will	 s4.itc:h to the Gaussian search node.	 The
receivers continuc to acquire and !-,easure the rest 	 of the	 sigt,als as
_ indicated	 in the figure.	 Before switching to	 tracking the "-code, 	 the
set reacquires	 the satellite signals again to coripensate for any
untracked notions between the user and 	 the satellites during the yak,
between the ch
completed, the
delays between
annel sequence. After the C;`'" ' to P code hand wer° is
set proceeds to calibrate out the differential har` j w re
the two channels (including ^ 1 and L 2 frequencies). This
f
p[
oi- I
'f
Il
1
I
t
It
t
0
can be done by tracking the sane satellite signal using both channels.
The set then proceeds to demodulate ephemerides data froth the satellite
signals. First of all, it must wait for the frarie sync and starts
collecting data from the first two satellites :luring subframes 1, 2, 3
(18 sec). During su"rames 4, 5, the set reacquires the remaining
satellite signals and collects data when the next frame sync comes up.
The set then makes the ionospheric measurement and starts the sequential
tracking (or dwell). After one cycle of the sequential track, the first
fix is available.
The total Time-to-Firs,-Fix TTFF is 203.1 sec for a set in
motion. Notice that 60 sec is devoted to ephemerides collectio-i, a
maximum of 30 sec can be wasted for waiting for frame sync (FS), and
there is a maxim;mr of C sec to wait for the TLM word to resolve the bit
sync aribiguity for each signal.
Low Cost GPS Receiver by tit'
The low cost CPS receiver built and tested by HP was design>d to
meet the requirements of land navigation with limited mobility (i.e.,
s'.ationary or up to CO rrph). It was initiated in 1877 and built and
tested successfully in 1973. Apparently, two engineers were involved
(level of sup port?). Th: HP receiver is a sequential one-channel set
using C;'a code cn the L j carrier. The test results showed in ace°,"r,Cy
of 20 --c"ers. A i- '0 m iCroconp;tle r is usee - or receiver contrul 11114,10
the navigation Corjpgjtat <,nc are perfor e'l on a n '4P P825 des'. •^,t
calculator ( s ee Fi g  2).	 The +1.3v 4 a??J;i sOl•tin f,t the
clock bias is conpiuted iterat i velY. No atte:,'t is made t-, s :-Ino h
consecutively fixes wi'h Kalinin f, teri ,ig. Oence, the m*ifr ut.at : )ns
involved are basically for salving a jo.ir-dinensional nonlinear
Recei ver," NTC,
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Figure 2. Block Diagram of the GPS Receiver.
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_ t 7	 INTEROFFICE MEMORANDUM
i	
r,PS-8I-CMC-2
Date: February 17, 1981
i UnCom Corporation 	 From: C. M. Chie
Dr.	 mPawlowskiTo:	 	 J i
Subject , Bit Synchronization and iiessage Demodulation for GPS S* gnat
cc:	 John Macleod, Jack Johnson, William Teasdale s Jack Seyl l Don Pusch_,_D. Poland
S ura;'a ry
A hardware and a software method for obtaining hit and subfrane
synchrr ,iila:i cn i re descr • ihed in this neno.	 IL appears that the
harAwart method 's care appropriate for the GPS breadhoard development
I'
t
2 1
r
'r
E^
1
,!ru,3rdr,.
GPS ";e^.sige Tir.dng Structure
Fi lure 1 shmis the tiring structure of the received GPS message.
'he Ies%o9e is st ructured to facilitate data den(._ la'ion. The
in;o^tant feature is that the C/A code epochs (and P-rode epochs) are
,oherent with the data bit houndery and each data bit is equal to ZU
cor ,;,lete C/A code periods. Each subfra!ie starts with a preamble word
(1JJ01011) aMOW purpose is two-fold:	 (a) to signal the start of a
suhfrarie and (b) + o
 
provide a '~vans to check the polarity of the
de •,,1i t a •.e^1 data.
in this	 Wv assur ►e the code 1001) is in lock, i.e.. the C/4
!r c . )Chi	 Ief Jre we :!rocet-i to 10;vd , J l .^! a the
^al: 1!	 t'ti' 1 J, we I-lust resol Je t !x fJl i ,rang ewlt,i gusty
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(a)	 code epoch ambiguity - determine which one of the 20 code
epochs
	
is coherent with the bit clock.
c (b)	 data bit	 inversion ambiguity -determine whether the
deriodulated hit has been 	 inverted.
(c)	 suhframe ambiguity -	 determine which hit	 is the start	 of a
i- subf rate.
s The first	 amriigi!ity condition	 is resolved by means of a bit 	 sync circuit
(or procedure).
	
The second and third arthiguity conditions 	 are resolved
by	 the ;:rearihle word.
lv:lical	 Sit and Subframe Synchronization - Hardware Approach
A hardware approach for hit
	
and subframe synchronization procedure
fur resoling	 the	 at.t5iguity conditions	 described	 in the	 last	 paragraph
is	 exec-i,riified by	 the techniques	 used	 in the Stanford Telecorriunications
r
1- Suodetic	 Receiver.	 Figure 2	 for C/AInc.	 ;ST'.)	 Systei7	 shows	 the	 circuit
ni l .	 sync
	
and	 dr!a	 de:.ert ion and Figure 3	 shows	 the	 suhfrarie sync
procedure.
r'"' hit
	
S;nL	 circuit	 operates	 by checking for data transitions
eroc...d each epoO
	
(2C possible epochs
	
per bit).	 There Lre 20_
(iccurn,lators keeping	 trace,	 of	 the	 transitions	 scored	 by	 a	 particular
epoc^i.	 After	 uoe
	 of	 the accumulators	 fills	 up to 26 =	 64 counts.	 the
at ,s-.,cietcrl	 e: , och	 is	 declared	 to be	 the	 Jata	 hit	 boundary	 and	 'he	 data
r
1.
clot-	 is	 set	 a(curlingly. The data clock	 is	 :;sed	 to	 ;provide the	 timir,
fcr	 * ht-	 29	 Mi l l i seccind	 integrate and du l i;^	 ci rcui!	 ' ,.)r	 the	 rla 0 3	 detector.
In	 ,r,±rr
	
to	 sii-,-lify hardware. the	 ; , ossi h lc	 data	 transitan	 is
it- , er• 	 1	 10	 ;;	 1!oo ing	 at ;)ortioms	 of 1/20	 bit	 as	 0 , )% in.	 The transition
Ae!oC,,:r shun^
	
in Figar•e 2 can he a sir; le comparator.	 %ot ice that
' 1PICN	 only	 i!20 Of	 3	 01t is	 integrated. the	 signal -to-noise	 ratio
Fi
t
i
t
r
r
t
r
t
r
t
I
S
t
de,,lyddes by 13 dV. To compensate for this degradation, the accumulators
are Wised. The signal-to-noise ratio iriproveinent is proportional to the
nunber of transitions observed before declaring "lock". Further
analysis is necessary to deteniine the appropriate accumulator size for
a partic!jlar of erationdl requirement.
In riyure 3, the navigation data from the data detector output of
the ; p revious ftc;ure is resolved by matching the data stream with the
; , re,irihle pdtl ern. Once a match is found the data is inverted
accordingly and sit-,front sync is declared. The HOW is then Aenodulated
an y! u;rd to set the local receiver t ime.
Ty; , ical ;'it ama S,,hfrdi-)e Synchronization - Software Approach
A software approach for bit and suhfrar ►e sync is typified ;,y the
"a ,jnavnx Y.-sec. The principle of operation is very simi 1 ar to the
`wi-dware ippi-vach. Excerpts enclosed desc r ibing the procelure are from
an ;sir IJrce fe;nrt SA'1 "50 TP77-1061 Vol I en"i*_1el 1 functional
e`.C ►'1('tji) ►1 of the %aystar SPS PecCj ., ur ''J^lel !	 Note tl , dt the software
apj lrodch is appro; r iate here because the X-set is a digital receiver and
the 1 .nec, 1/.O bit sarn; l les are readily avai iahle from the carrier
ch.innel nut put.
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Section 11. Data-Bit Synchronisation
After Costas lock has been achieved the receiver synchronises
the user-time clock to the incoming data bits. The NDLL is tracking
the C/A code which is synchronised to the data-bit transitions. How-
ever the C/A code repeats every one millisecond whereas data-bit tran-
aitions occur leas frequently, every twenty milliseconds. Thus using
only information from the NDLL, the receiver can accurately locate the
data-bit transitions within a one-millisecond interval but is unable
to determine which of twenty possible one-millisecond intervals in
which the data-bit transition occurs. A histogram of the sum of the
sign reversals of the inphase samples of the received signal in each
of twenty one-millisecond time intervals is used to resolve this am-
biguity. One second of inphase samples (or equivalently fifty data
bits) is used to form the histogram. The sum of the sign reversals
f
in the one-millisecond interval which coincides with the data-bit tran-
sition must be larger than the sum in any other one-millisecond inter-
val by at least ten sign reversals. When this is true, data-bit syn-
chronisation is declared. When data-bit synchronization has been de-
clare] the user-time clock is appropriately advanced or delayed_to
I
coincide with the data-bit transition. Then the integrate-and-dump
interval is set to four milliseconds. The receiver then enters the
data-frame synchronization mode.
If at any time during the data-bit synchronization process Costas
lock is lost, the procedure starts over. This prevents cycle skipping
from being interpreted as data-bit transitions.
A flow diagram of the data-bit synchronization process is shown
in Figure 24.
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Section 12. Data-Frame S nchronizat'on
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	 ion
After data-bit synchronization the receiver must be synchronized
to the data frame being transmitted. A flow diagram of the data-frame
synchronization process is snown in Figure 25. The process controller
demodulates the data bits and compares them with the synchronization
bits 1preamble) of the telemetry word and their logical inverse,
	 (The
telemetry word is uniformily distributed in the data frame and occurs
every six seconds). When the preamble or its logical inverse is detected
the remaining bits in the telemetry word are demodulated and a parity
check is performed. If a parity error is detected, the process starts
over. If riot, the handover word is demodulated and a parity check is
made on it. As before, if a parity error is detected the process re-
starts. If not, the current subframe is identified, the pseudo-range
and user-time clock are set, and tentative data-frame synchronization
is declared. The remaining data until the next handover word is de-
modulated, and a parity check is performed. If the 2-count (system
time) of tl,e nLxt handover word differs from the previous Z-count by
mc)re than one, data-frame synchronization is cancelled and the procedure
is restarted. If the difference is exactly one, data-bit and data-frame
synchronization are performed for the other channels that are Costas
locked. Then the pseudo-ranges of the channels are compared. If any
Of them ,liffer by more than 21 ms, data-frame synchronization is can-
celled and the process is restarted. However, if the differences are
less than. 21 ms, data-frame synchronization is declared.
The comparison of pseudo-ranges is a reasonability test. Twenty-
one milliseconds of the C/A code corresponds to approximately 4000
miles. The maximum pseudo-range difference will exist when one of the
satellites is directly overhead and one near the horizon. There is
approximately 4000 miles pseudo-rana_e difference betweci, a satellite
directly overhead and one 15 1 above the horizon. Normally satellites
with elevation angles lower than 15 1 above the horizon will not be
used for n vitiation. Thus, if the pseudo-ranae difference is crrcater
than 4000 miles the user-tire clock has probably been incorrectly set
ard the data-frame s y nchronization ljtc`cess (which sets the user-time
.lock) is rcpeated.
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ENTER
DATA • 0 • PREAMBLE	 NO
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DATA , T ♦ PREAMBLE
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DEMODULATE REMAINING SITS
IN TELEMETRY WORD
PARITY	 NO
CHECK
OK
YES
DEMODULATE HANDOVER WORD
PARITY	 NO
CHECK
OK
YES
SET SURFRAME ID USER TIME
CLOCK, AND PSEUDO RANGE
TENTATIVE FRAME SYNCHRONIZATION DECLARED
DATA DFMODULATION AND PARITY CHECK
YES NEXT	 NO
A	 HANDOVER
WORD
Figure 25, X-Set Data Frame Synuhr-oniz:it ian
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LinCom Corporation
INTEROFFICE MEMORANDUM
GPS-8I -CMC - 3
Dato,' April 8, 1981
From: C. M. Chie
To: Dr. Jim Pawlowski
i Subject:	 Considerations for Testing GPS Receivers Using a Single GPS Signal 	 Simulator
cc:	 MacLeod, Jack Johnson_John
The attached package of -rtes summarizes a preliminary
r investigation of	 the problems
	
and options ass x fated with testing the
d GPS	 receiver.	 In particular,	 the emphasis	 is on testing the GPS
receiver when only one
	
sirr;elated emitter 	 signal	 (out	 of	 a total	 of	 a
corrplete set	 of	 four)	 is	 available.	 The first	 part	 of the package is	 a
general	 description of the 	 ideal	 test	 configuration and the basic
	
systen
- and suhs y stern tests required to deternine receiver performance.
c
The
	
implications
	
of testing with	 a nonideal	 configuration,	 for
r
exariple,
	
with	 1	 satellite
	
sinulatur,
	 are	 then	 considered.	 Special
Fattention is devoted to the 2-channel	 sequential	 set	 (present JSC
haselitie).
	 Supplenentary tests that
	
can be performed	 i ndependent
	
of the
j si!;rulator	 . 4 gridls	 are	 also	 highlighted.
Add itional Corr-rents
The rwerial ,vas discussed over the phone with Or. Jiri Pawlowski on
March 25, 1 0,81. At that time several additional comments were rude.
It ie ft.11rnrnq is a sur^aary. 	 (Itens 1 and 2 were discussed whi le oning
i v xo^.:gh gays to foo I a one channel seq,rent i al set .
t
t
t
(1)	 In order to reduce the interface requirement of the R/PA with the
outside world, it was suggested that the simulator be programmed
to switch enitter signals independently at approximately the same
Lire as the R/PA. Figure 1 demonstrates the potential
difficulties.
(Z)	 Another schet.ie for synchronizing the R/PA and the simulator is
through an external timing source, i.e.,
FR/PA 	 SIMULATOR
r
TIMING
SOURCE
.- This	 requires
	
the R/PA to accept	 external	 sequencing controls.
1. (3) The R/PA design clay want
	
to	 incorporate sure	 sc,'t	 of	 "data"
testing	 ca; , abi l i t i es
	
(i.e.,
	
provide
	
test	 access	 ;mints	 to	 the
right	 of	 the	 dashed	 line	 in the R/PA functional	 hlock	 diagram in
the
	 package.)	 T;le	 advantage	 is	 that	 the	 digital /computational/
control	 portion of the R/PA can be checked out i^iore rapidly and
independent
	
of	 the RF	 section.
( y ) Consider R/PA procedures
	
for entering	 into,	 staying	 in and
recuverinq from a black out.
) Consider 1?/PA procedures
	 ..hen	 less	 than 4	 eritters	 are	 visible.
(6) Pro•i.',r	 carahility	 for	 the R/PA	 to	 track	 a	 single	 satellite
cant in::n:s.l y
	fot	 testing	 ; 1 -ir; ose.
l ronsider PIPA tes'
	 access	 points	 and externally	 controllele
f .nctinns
	
' dsed	 un	 selected	 testing	 philoso,-hy	 in	 the	 next	 round
of	 spec	 revision.
Ik ^
r
START TEST
R/PA
	
=1	 02	 *3
	
^44
.01 
F- M 1	 #2	 #3	 M4
ACQUISITION CYCLE TIME
	
DWELL CYCLE TIME
SIMULATOR	 =1	 -2	 13	 4 ff
^f
r
r
c
r
• ACQUISITION CYCLE TIME CAN BE DIFFERENT
FROM DWELL CYCLE TINE: TIME FROM START
TO DWELL t.AY BE RANDOM AND HENCE CANNOT
BE PREDICTED FOR THE SIMULATOR
• SYNCHRONIZATION ERROR REDUCES CORRECTLY
RECEIVED SIGNAL DURATION
• RELATIVE DRIFTS
Fiq.ire 1. Timinn Diaoram for R/PA and Simulator.
tnC.o/lt
CONSIDERATIONS FOR TESTING GPS
RECEIVER USING ONE SIMULATOR
PREMED FOR
NASA JOHNSON SPACE CENTER
HOUSTON, TX	 7;058
CONTRACT NO. NAS9-16097
PPEPARED BY
C. M. CHIE
LINCOM CORPORATION
P.O. BOX 2793D
PASADENA, CA 91105
MARCH 1981
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GPS RECEIVER TESTING CONSIDERATIONS
i
TYPES OF RECEIVERSs
•	 I	 CHANNEL	 (SEQUENTIAL)
•	 2 CHANNEL	 (SEQUENTIAL)
^f
•	 5 CHANNELS (PARALLEL)
(. • SATELLITE	 SIMULATOR AVAILABILITY
•	 4 SIMULATORS
•	 1	 SIMULATOR
t
5I1•IULATOR/RECEIVER 	 INTERFACE	 REQUIREMENTS
DEPENDS ON ABOVE
C
•
•	 II'^ ►,CT	 ON	 RECEIVER	 DE513 10 W.R.T.	 TEST ACCESS
POINTS AND RECEI [;, CO!"TROL
I• "FIELD" TESTS
•	 TESTS	 P[rZFOR'-'El)	 VITH	 ACTUAL	 SAiELL1	 F	 !iG'.'ALSj
Izillalit
I^Ltn0111
IDEAL TEST CONFIGURATION
r
p
t
SIMULATOR 
f^ n#1 n#2 #3 #4
L i S L Li 9 L LpL2 LPL
WIDE6AND
k NOISE
SOURCE
I'
zillcollf
SUBSYSTEM AND SYSTEM TESTS REQUIRED
FOR COMPLETE TESTING OF R/PA
SYSTEM LEVEL TESTS
• SATELLITE SELECTION
• TIME-TO-FIRST-FIX
• R/PA ACCURACY
• PSEUDO-RANGE
• RANGE-RATE
• NAVIGATION ACCURACY
SUBSYSTEM LEVEL TESTS
• RECEIVER HARDWARE
• CODE LOOP
• ACQUISITION
• TRACKING
• CARRIER LOOP
• ACQUISITION
• TRACKING
• SIT SYNCHRONIZER
• FRAME SYNCHRONIZER
• CODERS	 .
• USER THE CLOCK
• RECEIVER CON P,OL
• ACQUISITION
CHANNEL SEQUENCING
• FREQUENCY PREPOSITIO +ING
• CODE PPEPOSITIONING
• CO%STELLATION REVISION
• NAVIGATION SOS TWARE
'IOM FIXES
FIXES
zillaill
n col )2
IMPACTS ON TESTING CAPABILITIES
WITH ONE SIMULATOR AVAILABLE
• ONE CHANNEL SEQUENTIAL
• FULL-SCALE TESTING POSSIBLE PROVIDED
INTERFACE REQUIREMENTS ARE MET
• TWO-CHANNEL SEQUENTIAL
• PARTIAL TESTING ONLY
• FULL-SCALE TESTING POSSIBLE WITH 2 SIMULATORS
• 5 CHANNEL PARALLEL
• PARTIAL TESTING ONLY
_.a
1
[ IT	 /1r2
:,
I^
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r
r
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r
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i
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zincollf
SEQUENTIAL ONE-CHANNEL SET INTERFACE REQUIREMENTS
SIMULATOR
	
R/PA
INTERFACE
CONTROL
START ACQUISITION	 SWITCH TO ANOTHER
EMITTER
R/PA	 SAT rl	 f	 T	 I	 SAT #2
1
S NILILATOR	 SAT rl	 I D I S - 1	 SAT r2
• T IS THE TRANSITIOJ TitlE REQUIRED TO PREPOSITION THE
FREQUENCY AND CODE FOR A SECOND EMITTER
• S IS THE SWITCHING TILE REOUIREC TO CHANGE FR0 t1 ONE
EMITTER SIGNAL TO ANOTHER,
9 D IS THE TIME DELAY REQUIRED TO RELAY THE SNITCHING OF R/PA
TO SIMULATOR
• IF O+S < T, THE R/PA IS COMPLETELY FOOLED BY CNE SIMULATOR
T
1	 ^
D	 S
n
n-it tlIL-0111
OPTION #1
• FORCES 2 CHANNEL R/PA TO WORK AS TWO SEQUENTIAL 1 CHANNEL
RECEIVER OPERATING ON L 1 AND L.
CH 1 (L 1 )	 EMITTER #1	 #2	 #3	 #4	 #1
CH 2 (L 2 )	 I EMITTER 07	 #2	 #3	 04	 #1
• C01•1PLETE TESTING POSSIBLE
I
f
rp
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OPTIC O^.
• PROVIDE CONTROL CAPABILITY TO R;PA SO IT CAN TRACK SAME
EMITTER MORE THAN ONCE
CH 1
CH 2
SAT #1 SAT #'2 SAT #1 SAT #2
#1 #2 01 #2
OR
CH 1 #1 1 1 1
CH 2 1 1 1 1
• IMPACTS:
• POOR SYSTEM LEVEL TESTING
• POOR GDOP
• RECEIVER. HARDWARE TEST OK
• RECEIVER CONTROL OK EXCEPT FOR CONSTELLATION REVISION
• NAVIGATION SOFTWARE
• POOR GDOP
Zinam
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SUPPLEMENTARY TESTS
•	 ADDITIONAL TESTS NEEDED (WITHOUT USING SIMULATOR)
•	 COMPUTER PROCESSING PORTION OF R/PA CAN BE TESTED
BY COMPUTER SIMULATION (SEE FIGURE)
f
E
•	 OVERALL SYSTEM LEVEL TEST MUST BE VERIFIED WITH
ACTUAL GPS SIGNALS
I:
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In LinCom's last report [1] we described a method of obtaining bit and
subirame synchronization. 	 In this report we present the analysis and
the performance of the bit synchronization technique presented to
- portray relationships between the SNR and the probability of correct
detection of the bit synchronization circuit along with the average wait
time for each decision.
_- The results are presented for the relevant CNR ra.ige of 29 ( C/N O <
36 dB-Hz which when converted to the bit signal to noise ratio SNR
becomes 12 ( SNR ( 19 dB. 	 From the curves presented in this report one
i
can say that for a probability of correct detector of 0.99 and an SNR of
10.2 dB it would be necessary to have the shift register length of at
least 5 and the average waiting time to make a decision would be about
1.2	 seconds.
'P1.	 G S Signal	 Structure and Bit Synch Circuit
The incoming GPS signal
	 at any rece i ver has the C/A (clear
acquisition code), the P	 (precision timing) code and the data message.
^. One important thing to notice here that the C/A code epochs
	
(1000 epochs
per second), P code epochs
	
(1 epoch in every 1.5 seconds) are coherent
with data bit
	 boundary. (50 boundaries per second).	 Thus each data bit
contains exactly 2U C/A epochs,
	 i.e.	 within every count of 20 of the C/A
epochs,	 one and only one C/A epoch is coincident with the data bit
boundary.	 In this report
	
analysis will	 be carried on only for the bit
a
synchronization circuit which decides which C/A epoch cut of the 20 is
coincident with the data bit boundary.
- i The C/A code is a pseudo random noise chip stream unique in pattern
to each satellite and as was mentioned earlier repeats once every
millisecond.	 It is relatively easy for the receiver to match and lock
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onto the C/A code because the code search is limited to time interval of
1 millisecond and the chip rate is only one tenth of that of the P
code. Thus for the analysis to follow we assume that the local C/A code
generator is in lock with the incoming code. Consequently, the C/A code
epochs are at our disposal.
Figure 1 shows the timing structure of the received GPS signal and
Figure 2 shows the C/A bit synchronization resolution circuit. The
working of the circuit can be described briefly as follows.
The bit sync circuit operates by checking for data transitions
around each epoch (20 possible epochs per bit). There are 20
accumulators keeping track of the transitions scored by a particular	 -
epoch. After one of the accumulators fills up to 2 6 = 64 counts, the
associated epoch is declared to be the data bit boundary and the data
clock is set accordingly. The data clock is used to provide the timing
for the 20 millisecond integrate and dump circuit for the data detector.
In order to simplify hardware, the possible data transition is
determined by looking at portions of 1120 bit as shown. The transition
detector shown in Figure 2 can be a simple comparator. Notice that
since only 1120 of a bit is integrated, the signal-to-noise ratio
degrades by 13 dB. To compensate for this degradation, the accumulators
are used. The signal-to-noise ratio improvement is proportional to the
number of transitions observed before declaring "lock."
2. Mathematical Modeling
As said above, the transition detector has twenty different output
ports, each output is recorded by an accumulator attached to it. We
also know that for every bit tine there is only one C/A epoch coinciding
with the bit boundary. And if a transition in bits is present then that
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port will put out a 1 (transition present) with a high probability t(we
will cili this port the correct port) and at the save time all the
remaining ports will have zeros with high probability. The procedure
will repeat everytime there is a transition in bit putting a '1' in the
accumulator attached to the correct port. This continues until the
accumulator overflows announcing the boundary of the bit at the C/A epoh
associated with the correct port. Assuming uncorrelatedness of the one
bit decition and the transition detector decision from the current bit
slice under observation to the previous bit slice it is easy to write
down the probability of a correct decision. Assuming ' R' is the length
(number) of 1's at which the accumulator will overflow ( ldg2 x = number
of stages of the accumulator)
st	 k- z k-1 1-1 m	 k-m k 19
Prob[Correct Decision] - I {Pl (1-PI )	 ( t_ 1 )[ I PO (1-PO )	 ( m)) }
k = ^t	 m=0
where
	
P1 = Probability of detecting a transiton at the
correct port
PO = Probability of detection a transition at any
one of the incorrect ports
Assuming that transition and nontransition of bits are equally likely,
I	 we get	 PI = 0.5
where
	
PO - 2P(e)[1-P(e)]
P(e) = Probability of deciding tl given +1 was
transmitted
1 e-72/2dy
E b/No is the bit signal to noise ratio.
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Figure 4.	 Probability of Correct N tection vs SNR.
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Next, we would like to find the average waiting time given that a
correct decision is made. This can be written down as
Average Waiting Time = ^ kpi(1_pl)k-1(1-1)
k=t
r
= P
	
(see Appendix)
1
r.
r
this is a general result, but in our case we have p 1 = J.5; hence, the
average waiting tine for the shift register length of 109 2 A is 2t.
Figure 3 shows the variation of P(C) with respect to threshold
SNR being the parameter. As can be seen, for low SNR (E b /N O ) such as 8
dB even the threshold of 64 (i.e. shift register length of 6) gives
probability of correct detection to be no more than 0.975. But for high
SNR's say 15 dB, even a threshold of 16 gives a probability of correct
detection to re in excess of 0.9999. Figure 4 depicts P(C) vs SNR with
the threshold i to be the parameter.
Figure 5 plots 'V vs the SN'R (dB) with P(e) to be the parameter.
For example with the SNR of 11 dB and a desirable probability of correct
detection of 0.9999 we can see that the threshold requirement is about
42.
It should be pointed out that throughout this analysis the
1
	 uncorrelatedness of the decision making process for the adjacent bit
i
slices was assured resulting in uncorrelatedness of the consecutive
n 	 input of the comparator. Actually there does exis t, some nonzero
1	 correlation between the two consecutive outputs of the correlator which
makes our results slightly pessimistic.i
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3. CuncIusions
For a probability of correct detection of the bit boundary to be
0.99 and a reasonable E b /N O of about 10 dB it will require a shift
register lenqth of the accuMulators to be 5.	 This arrangement will
require on the average 64 data bits, or about 1.2 seconds of time to
detect the data bit boundary.
At a ww SNR such as 8 dB to obta'n the probability of correct
detection to be 0.99 will require 7 shift registers in the accumulator
and which in term iripos.es an average waiting time of about 256 data bits
cr about 5 seconds.
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